```
aby
aby
unsigned add RegY+RegB
```

in $x$

```
    16-bit increment RegY
    jump always
    jump to subroutine
    8-bit load memory into RegA
    8-bit load memory into RegB
    16-bit load memory into RegD
    16-bit load memory into RegSP
    16-bit load memory into RegX
    16-bit load memory into RegY
    8-bit logical right shift memory
    8-bit logical right shift RegA
    8-bit logical right shift RegB
    16-bit logical right shift RegD
    RegD=RegA*RegB
    8-bit 2's complement negate memory
    8-bit 2's complement negate RegA
    8-bit 2's complement negate RegB
    8-bit logical or to RegA
    8-bit logical or to RegB
    push 8-bit RegA onto stack
    push 8-bit RegB onto stack
    push 16-bit RegX onto stack
    push 16-bit Regy onto stack
    pop 8 bits off stack into RegA
    pop 8 bits off stack into RegB
    pop 16 bits off stack into RegX
    pop 16 bits off stack into Regy
    8-bit roll shift left Memory
    8-bit roll shift left RegA
    8-bit roll shift left RegB
    8-bit roll shift right Memory
    8-bit roll shift right. RegA
    8-bit roll shift right RegB
    return from interrupt
    return from subroutine
    8-bit subtract RegA-RegB
    8-bit sub with carry from RegA
    8-bit sub with carry from RegB
    set carry bit, C=1
    set I=1, disable interrupts
    set overflow bit, V=1
    8-bit store memory from RegA
    8-bit store memory from RegB
    16-bit store memory from RegD
    16-bit store memory from SP
    16-bit store memory from RegX
    16-bit store memory from RegY
    8-bit sub from RegA
    8-bit sub from RegB
    16-bit sub from RegD
    software interrupt, trap
    transfer A to B
    transfer A to CC
    transfer B to A
    transfer CC to A
    illegal op code, or software trap
    8-bit compare memory with zero
    8-bit compare RegA with zero
    8-bit compare RegB with zero
    transfer S+1 to X
    transfer S+1 to Y
    transfer X-1 to S
    transfer Y-1 to S
    wait for interrupt
    exchange RegD with RegX
    exchange RegD with RegY
```

16-bit increment RegX

| andcc | 8-bit logical and to Regcc | lbne | long branch if result is nonzero |
| :---: | :---: | :---: | :---: |
| bgnd | enter background debug mode | lbpl | long branch if result is positive |
| call | subroutine in expanded memory | lbra | long branch always |
| dbeq | decrement and branch if result $=0$ | lbrn | long branch never |
| dbne | decrement and branch if result $\neq 0$ | lbve | long branch if overflow clear |
| ediv | Reg $Y=(Y: D) /$ Reg $X$, unsigned divide | lbvs | long branch if overflow set |
| edivs | $\operatorname{Reg} Y=(Y: D) / \operatorname{Reg} X$, signed divide | leas | 16-bit load effective addr to SP |
| emacs | 16 by 16 signed mult, 32 -bit add | leax | 16-bit load effective addr to X |
| emaxd | 16 -bit unsigned maximum in RegD | leay | 16-bit load effective addr to Y |
| emaxm | 16 -bit unsigned maximum in memory | maxa | 8 -bit unsigned maximum in Rega |
| emind | 16 -bit unsigned minimum in RegD | maxm | 8 -bit unsigned maximum in memory |
| eminm | 16 -bit unsigned minimum in memory | mem | determine the membership grade |
| emul | RegY: $\mathrm{D}=$ RegY*RegD unsigned mult | mina | 8 -bit unsigned minimum in Rega |
| emuls | RegY: $\mathrm{D}=$ RegY*RegD signed mult | minm | 8 -bit unsigned minimum in memory |
| etbl | 16-bit look up and interpolation | movb | 8 -bit move memory to memory |
| exg | exchange register contents | movw | 16 -bit move memory to memory |
| ibeq | increment and branch if result $=0$ | orcc | 8-bit logical or to Regcc |
| ibne | increment and branch if result $\neq 0$ | pshc | push 8-bit RegCC onto stack |
| idivs | 16 -bit by 16 -bit signed divide | pshd | push 16-bit RegD onto stack |
| lbcc | long branch if carry clear | pulc | pop 8 bits off stack into RegCC |
| lbcs | long branch if carry set | puld | pop 16 bits off stack into RegD |
| 1 beq | long branch if result is zero | rev | Fuzzy logic rule evaluation |
| lbge | long branch if signed $\geq$ | revw | weighted Fuzzy rule evaluation |
| lbgt | long branch if signed > | rtc | return sub in expanded memory |
| lbhi | long branch if unsigned > | sex | sign extend 8 -bit to 16 -bit reg |
| lbhs | long branch if unsigned $\geq$ | tbeq | test and branch if result=0 |
| lble | long branch if signed $\leq$ | tbl | 8-bit look up and interpolation |
| lblo | long branch if unsigned < | tbne | test and branch if result $\neq 0$ |
| lbls | long branch if unsigned $\leq$ | tfr | transfer register to register |
| lblt | long branch if signed < | trap | illegal instruction interrupt |
| 1 bmi | long branch if result is negative | wav | weighted Fuzzy logic average |

Motorola 6812 assembly instructions (in addition to the 6811)

| example | addressing mode | Effective Address |
| :--- | :--- | :--- |
| ldaa \#u | immediate | EA is 8-bit address (0 to 255) |
| ldaa u | direct | EA is 8-bit address (0 to 255) |
| ldaa U | extended | EA is a 16-bit address |
| ldaa m,r | 8-bit index | EA=r+m (0 to 255) |

## Motorola 6811 addressing modes

| example | addressing mode | Effective Address |
| :---: | :---: | :---: |
| ldaa m,r | 5-bit index | $\mathrm{EA}=r+\mathrm{m}$ (-16 to 15) |
| ldaa $\mathrm{v}_{1}+\mathrm{r}$ | pre-increment | $r=r+v, E A=r$ (1 to 8) |
| 1 daa $\mathrm{V},-\mathrm{r}$ | pre-decrement | $r=r-v, E A=r$ (1 to 8) |
| ldaa $\mathrm{v}, \mathrm{r}+$ | post-increment | $E A=r, r=r+v$ (1 to 8) |
| 1 daa $\mathrm{v}, \mathrm{r}-$ | post-decrement | $\mathrm{EA}=r, r=r-\mathrm{v}$ (1 to 8) |
| 1 daa A, r | Reg A offset | $E A=r+A$, zero padded |
| Idaa B, r | Reg B offset | $E A=r+B$, zero padded |
| 1 daa D, r | Reg D offset | $\mathrm{EA}=r+\mathrm{D}$ |
| ldaa q , r | 9 -bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{q}$ (-256 to 255) |
| Idaa W, r | 16-bit index | $E A=r+W \quad(-32768$ to 65535) |
| ldaa [D, r] | D indirect | $E A=\{r+D\}$ |
| Idaa [W, r] | indirect | $E A=\{r+W\}$ (-32768 to 65535) |

Motorola 6812 addressing modes (in addition to the 6811)

