max seture and regring in the set of th

Motorola 6811 assembly instructions

andcc	8-bit logical and to RegCC	lbne	long branch if result is nonzero
bgnd	enter background debug mode	lbpl	long branch if result is positive
call	subroutine in expanded memory	lbra	long branch always
dbeq	decrement and branch if result=0	lbrn	long branch never
dbne	decrement and branch if result≠0	lbvc	long branch if overflow clear
ediv	RegY=(Y:D)/RegX, unsigned divide	lbvs	long branch if overflow set
edivs	RegY=(Y:D)/RegX, signed divide	leas	16-bit load effective addr to SP
emacs	16 by 16 signed mult, 32-bit add	leax	16-bit load effective addr to X
emaxd	16-bit unsigned maximum in RegD	leay	16-bit load effective addr to Y
emaxm	16-bit unsigned maximum in memory	maxa	8-bit unsigned maximum in RegA
emind	16-bit unsigned minimum in RegD	maxm	8-bit unsigned maximum in memory
eminm	16-bit unsigned minimum in memory .	mem	determine the membership grade
emul	RegY:D=RegY*RegD unsigned mult	mina	8-bit unsigned minimum in RegA
emuls	RegY:D=RegY*RegD signed mult	minm	8-bit unsigned minimum in memory
etbl	16-bit look up and interpolation	movb	8-bit move memory to memory
exg	exchange register contents	movw	16-bit move memory to memory
ibeq	increment and branch if result=0	orcc	8-bit logical or to RegCC
ibne	increment and branch if result≠0	pshc	push 8-bit RegCC onto stack
idivs	16-bit by 16-bit signed divide	pshd	push 16-bit RegD onto stack
lbcc	long branch if carry clear	pulc	pop 8 bits off stack into RegCC
lbcs	long branch if carry set	puld	pop 16 bits off stack into RegD
lbeq	long branch if result is zero	rev	Fuzzy logic rule evaluation
lbge	long branch if signed ≥	revw	weighted Fuzzy rule evaluation
lbgt	long branch if signed >	rtc	return sub in expanded memory
lbhi	long branch if unsigned >	sex	sign extend 8-bit to 16-bit reg
lbhs	long branch if unsigned \geq	tbeq	test and branch if result=0
lble	long branch if signed ≤	tbl	8-bit look up and interpolation
lblo	long branch if unsigned <	tbne	test and branch if result≠0
lbls	long branch if unsigned ≤	tfr	transfer register to register
lblt	long branch if signed <	trap	illegal instruction interrupt
lbmi	long branch if result is negative	wav	weighted Fuzzy logic average

Motorola 6812 assembly instructions (in addition to the 6811)

example	addressing mode	Effective Address
ldaa #u	immediate	EA is 8-bit address (0 to 255)
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	8-bit index	EA=r+m (0 to 255)

Motorola 6811 addressing modes

example ldaa m r	addressing mode	Effective Address		
ldaa v,+r ldaa v,-r	pre-increment	EA=r+m (-16 to 15) r=r+v, $EA=r$ (1 to 8)		
ldaa v,r+ ldaa v,r-	post-increment	EA=r, r=r+v (1 to 8) EA=r, r=r+v (1 to 8)		
ldaa A,r ldaa B,r ldaa D,r	Reg A offset Reg B offset Reg D offset	EA=r+A, zero padded EA=r+B, zero padded EA=r+B, zero padded		
ldaa q,r ldaa W,r ldaa [D,r] ldaa [W,r]	9-bit index 16-bit index D indirect indirect	EA=r+q (-256 to 255) EA=r+W (-32768 to 65535) $EA=\{r+D\}$ $EA=\{r+W\}$ (-32768 to 65535)		

Motorola 6812 addressing modes (in addition to the 6811)