CSE3221.3 Operating System Fundamentals

No.9

# Memory Management (2)


Prof. Hui Jiang
Dept of Computer Science and Engineering
York University


#### **Memory Management Approaches**


- . Contiguous Memory Allocation
- Paging
- Segmentation
- · Segmentation with paging

Contiguous Memory Allocation suffers serious external fragmentation

<del>┆</del> <del>┆</del>








# Translation of logical address (for binary address)


- Page size (frame size) is typical a power of 2. (512k 16M).
- Logical address is a concatenated bit stream of page number and page offset.
- An example: 1) logical space is 2\*\*m: logical address is m bits.
  - 2) page size is 2\*\*n: page offset is n bits.
  - 3) a logical space needs at most 2\*\*(m-n) pages: page table contains at most 2\*\*(m-n) elements


page number needs (m-n) bits to index page table

page number	page offset
р	d
m-n bits	n hits

Given a binary logical address, the last n bits is page offset and the first m-n bits is page number.







#### Paging(4)

- OS maintains a frame table:
  - One entry for each physical frame in memory.
  - To indicate the frame is free or allocated, if allocated, to which page of which process(es).
- OS maintain a copy of page table for each process in memory, pointed by PCB of this process.
  - Used to translate logical address in a process' address space into physical address.
  - Example: one process make an I/O system call and provide an address as parameter (logical address in user space). OS must use its page-table to produce the correct physical address.
- In context switch, the saved page-table is loaded by CPU dispatch to hardware page table for every memory reference. (copying page table increases context switch time)

#### Paging hardware

- For small page-table (<256 entries): using registers
- For large page-table: using two indexing registers
  - page table is kept in main memory.
  - page-table base register (PTBR) points to the page table.
  - page-table length register (PRLR) indicates size of the page table.
  - In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.


# Paging hardware: TLB


- Caching: using of a special fast-lookup hardware cache called associative registers or translation look-aside buffers (TLBs)
- Associative registers (expensive) parallel search
- speedup translation from page # → frame # :

Assume page number is A:

- -- If A is in associative register, get frame # out. (hit)
- -- Otherwise get frame # from page table in memory (miss)
  Save to TLB for next reference, replace an old if full

Page #	Frame #	





- Assume memory cycle time is a time unit.
- One TLB Lookup = **b** time unit.
- Hit ratio percentage of times that a page number is found in the associative registers; ration related to number of associative registers.
- Hit ratio = α.
- Effective Access Time (EAT):


$$EAT = (\mathbf{a} + \mathbf{b}) \alpha + (2\mathbf{a} + \mathbf{b})(1 - \alpha)$$
$$= (2 - \alpha)\mathbf{a} + \mathbf{b}$$


Example: a = 100 nanoseconds, b = 20 nanosecond.


If  $\alpha = 0.80$ , EAT = 140 nanoseconds (40% slower). If  $\alpha = 0.98$ , EAT = 122 nanoseconds (22% slower).

#### **Memory Protection in paging**

- · Memory is protected among different processes.
- In paging, other process' memory space is protected automatically.
- Memory protection implemented by associating protection bits with each frame in page table
  - One bit for read-only or read-write
  - One bit for execute-only
  - One Valid-invalid bit
    - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page.
  - "invalid" indicates that the page is not in the process' logical address space.
  - Use page-table length register (PTLR): to indicate the size of page table
  - Valid-invalid bit is mainly used for virtual memory
- . In every memory reference, the protection bits are checked. Any invalid access will cause a trap into OS.







## **Multilevel Paging and Performance**

- 64-bit logical address may require 7-level paging.
- Since each level is stored as a separate table in memory, converting a logical address to a physical one may take seven memory accesses.
- TBL-based caching permits performance to remain reasonable.
- · Cache hit rate of 98 percent yields:


effective access time = 0.98 x 120 + 0.02 x 820

= 134 nanoseconds.

which is only 34 percent slowdown in memory access time.

- But the overhead is too high to maintain many page-tables
- For 64-bit, hierarchical page table is inappropriate.

<del>┼</del>══╫┧╶╟╫═┙╬╧╤<u>┈╟</u>┍╾┼त┍╪╤╌╢┍╼╪╗╜╚═╧╝╵┎╒╬┯┧┼╫<u>╒</u>╪╧╷╠╘



### **Inverted Page Table**


- One entry for each real frame of memory.
- Each entry consists of the virtual page number stored in this frame, with information about the process that owns that page.
- Only one table in the system: decreases memory needed to store page tables.
- But increases time needed to search the table when a page reference occurs.
- Use hash table to limit the search to one or at most a few pagetable entries
  - To speedup further, TLB is used.


# Inverted Page Table Architecture | Ogical address | physical address | physical memory | physical memory | page table | p


#### **Shared Pages**


- Different pages of several processes can be mapped to the same frame to let them share memory.
- · Shared code
  - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
  - Shared code must appear in same location in the logical address space of all processes.
- · Private code and data
  - Each process keeps a separate copy of the code and data.
  - The pages for the private code and data can appear anywhere in the logical address space.
- Shared-memory for inter-process communication
- Inverted page table has problems in sharing pages


<del>┟═╘╫┡</del>╌╬┼╫<del>╒╒</del>╫╌┼╫╒═┼╖┎╧╪┼╢╌╧╪╫╚═┼╜┕╒╬╩┼╫<del>╒</del>╀┚┌╧╪╌┎















Segment Hardware

segment table

CPU

→ s d



#### Segment Sharing(3)

- If processes share a code segment with the direct address reference, all processes should have the same segment number for this segment.
- The following segments can be shared freely:
  - Read-only data segment.
  - Code segment with only indirect address reference (by offset from the current position or segment beginning).
  - Code segment with address relative to a register which contains the current segment number.

#### Fragmentation

- No internal fragmentation.
- · External fragmentation
  - Since segments have various size.
  - Dynamic storage-allocation problem.
  - Best-fit, first-fit, worst-fit.
  - External fragmentation depends on average segment size
  - If the average segment size is small, external fragmentation will also be small.

# Segmentation with Paging


- Both segmentation and paging have advantages and disadvantages. We can combine them to improve on each.
- Two most popular CPU's, Motorola 68000 line and Intel 80x86 and Pentium uses a mixture of paging and segmentation.
- Example: Intel Pentium uses segmentation with paging for memory management.
  - Based on segmentation primarily.
  - The varying-length segments are paged into a set of fixed-sized pages.

# **Intel Pentium addressing**

- A process can have up to 16KB (2\*\*14) segments, divided into two segment tables:
  - Local descriptor table (LDT)
  - Global descriptor table (GDT)
- Each entry in the tables is 8 bytes (base+length+others).
- Each segment can be 4GB (2\*\*32) in maximum.
- A logical address is 48 bits, consists of:
- 16 bits selector: 13-bit segment number, 1-bit indicate LDT or GDT, 2-bit for protection.
- 32 bits segment offset: a segment can be up to 2\*\*32 bytes
- Each segment is paged: page size 4KB & 2-level paging:
   10-bit page directory #+10-bit page #+12-bit page offset
- CPU has six segment registers (caches), allowing 6 segments to be addressed at any time (avoid reading descriptor for each memory reference.
- In Pentium, physical address is 32-bit (max 4GB).

Pentium Addressing Architecture

logical address
selector
16 bit
32 bit
descriptor table
segment descriptor
similar address
selector
10 bit
12 bit
page directory
page table entry
page table entry
page table entry



# Comparing Memory-Management Strategies

(1)Contiguous allocation, (2)paging, (3)segmentation, (4)Segmentation with paging

- Hardware support
- Performance
- Fragmentation
- Relocation
- Swapping
- Sharing
- Protection